HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation

Work-conserving dynamic TDM-based memory arbitration for multi-criticality real-time systems

Abstract : Multi-core architectures pose many challenges in real-time systems, which arise from contention between concurrent accesses to shared memory. Among the available memory arbitration policies, Time-Division Multiplexing (TDM) ensures a predictable behavior by bounding access latencies and guaranteeing bandwidth to tasks independently from the other tasks. To do so, TDM guarantees exclusive access to the shared memory in a fixed time window. TDM, however, provides a low resource utilization as it is non-work-conserving. Besides, it is very inefficient for resources having highly variable latencies, such as sharing the access to a DRAM memory. The constant length of a TDM slot is, hence, highly pessimistic and causes an underutilization of the memory. To address these limitations, we present dynamic arbitration schemes that are based on TDM. However, instead of arbitrating at the level of TDM slots, our approach operates at the granularity of clock cycles by exploiting slack time accumulated from preceding requests. This allows the arbiter to reorder memory requests, exploit the actual access latencies of requests, and thus improve memory utilization. We demonstrate that our policies are analyzable as they preserve the guarantees of TDM in the worst case, while our experiments show an improved memory utilization.
Complete list of metadata

Cited literature [86 references]  Display  Hide  Download

Contributor : Abes Star :  Contact
Submitted on : Friday, February 28, 2020 - 4:54:28 PM
Last modification on : Saturday, February 19, 2022 - 3:13:47 AM
Long-term archiving on: : Friday, May 29, 2020 - 5:38:22 PM


Version validated by the jury (STAR)


  • HAL Id : tel-02494421, version 1


Farouk Hebbache. Work-conserving dynamic TDM-based memory arbitration for multi-criticality real-time systems. Hardware Architecture [cs.AR]. Université Paris Saclay (COmUE), 2019. English. ⟨NNT : 2019SACLT044⟩. ⟨tel-02494421⟩



Record views


Files downloads