Improving the Performance of WCET Analysis in the Presence of Variable Latencies - Groupe de Recherche en Architecture et Compilation pour les systèmes embarqués Accéder directement au contenu
Communication Dans Un Congrès Année : 2020

Improving the Performance of WCET Analysis in the Presence of Variable Latencies

Résumé

Due to the dynamic behaviour of acceleration mechanisms such as caches and branch predictors, static Worst-Case Execution Time () analysis methods tend to scale poorly to modern hardware architectures. As a result, a tradeo must be made between the duration and the precision of the analysis, leading to an overestimation of the bounds. This in turn reduces the schedulability and resource usage of the system. In this paper we present a new data structure to speed up the analysis: the eXecution Decision Diagram (), which is an ad-hoc extension of Binary Decision Diagrams tailored for analysis problems. We show how s can be used to represent efficiently execution states and durations of instruction sequences on a modern hardware platform. We demonstrate on realistic applications how the use of an substantially increases the scalability of analysis.
Fichier principal
Vignette du fichier
3372799.3394371.pdf (1.69 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02777132 , version 1 (04-06-2020)

Identifiants

Citer

Zhenyu Bai, Hugues Cassé, Marianne de Michiel, Thomas Carle, Christine Rochange. Improving the Performance of WCET Analysis in the Presence of Variable Latencies. 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Jun 2020, London, United Kingdom. pp.119-130, ⟨10.1145/3372799.3394371⟩. ⟨hal-02777132⟩
183 Consultations
117 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More