Y. Afek, A. Levy, and A. Morrison, Software-improved hardware lock elision, Proceedings of the 2014 ACM symposium on Principles of distributed computing, PODC '14, 2014.
DOI : 10.1145/2611462.2611482

D. Alistarh, P. Eugster, M. Herlihy, A. Matveev, and N. Shavit, StackTrack, Proceedings of the Ninth European Conference on Computer Systems, EuroSys '14, pp.1-25, 2014.
DOI : 10.1145/2592798.2592808

D. Alistarh, J. Kopinsky, P. Kuznetsov, S. Ravi, and N. Shavit, Inherent limitations of hybrid transactional memory. CoRR, abs/1405, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01206434

C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie, Unbounded transactional memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA '05, pp.316-327, 2005.
DOI : 10.1109/hpca.2005.41
URL : http://bradley.csail.mit.edu/~bradley/papers/AnanianAsKu05.pdf

H. Attiya and E. Hillel, The Cost of Privatization in Software Transactional Memory, IEEE Transactions on Computers, vol.62, issue.12, pp.2531-2543, 2013.
DOI : 10.1109/TC.2012.159

H. Attiya, E. Hillel, and A. Milani, Inherent limitations on disjoint-access parallel implementations of transactional memory. Theory of Computing Systems, pp.698-719, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00992693

I. Calciu, T. Shpeisman, G. Pokam, and M. Herlihy, Improved single global lock fallback for best-effort hardware transactional memory, Transact 2014 Workshop, 2014.

L. Dalessandro, F. Carouge, S. White, Y. Lev, M. Moir et al., Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory, ASPLOS, pp.39-52, 2011.

P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir et al., Hybrid transactional memory, ACM SIGPLAN Notices, vol.41, issue.11, pp.336-346, 2006.
DOI : 10.1145/1168918.1168900

D. Dice, Y. Lev, M. Moir, and D. Nussbaum, Early experience with a commercial hardware transactional memory implementation, Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XIV, pp.157-168, 2009.

A. Dragojevi´cdragojevi´c, M. Herlihy, Y. Lev, and M. Moir, On the power of hardware transactional memory to simplify memory management, Proceedings of the 30th Annual ACM SIGACT-SIGOPS Symposium on Principles of Distributed Computing, pp.99-108, 2011.

R. Guerraoui and M. Kapalka, On obstruction-free transactions, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, SPAA '08, pp.304-313, 2008.
DOI : 10.1145/1378533.1378587

R. Guerraoui and M. Kapalka, Principles of Transactional Memory,Synthesis Lectures on Distributed Computing Theory, 2010.

M. Herlihy, V. Luchangco, M. Moir, W. N. Scherer, and I. , Software transactional memory for dynamic-sized data structures, Proceedings of the twenty-second annual symposium on Principles of distributed computing , PODC '03, pp.92-101, 2003.
DOI : 10.1145/872035.872048

M. Herlihy and J. E. Moss, Transactional memory: architectural support for lock-free data structures, ISCA, pp.289-300, 1993.

S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen, Hybrid transactional memory, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming , PPoPP '06, pp.209-220, 2006.
DOI : 10.1145/1122971.1123003

Y. Lev, M. Moir, and D. Nussbaum, Phtm: Phased transactional mem- ory, In In Workshop on Transactional Computing (Transact), 2007.

A. Matveev and N. Shavit, Reduced hardware transactions, Proceedings of the 25th ACM symposium on Parallelism in algorithms and architectures, SPAA '13, pp.11-22, 2013.
DOI : 10.1145/2486159.2486188

M. Ohmacht, Memory Speculation of the Blue Gene, p.2012, 2011.

T. Riegel, P. Marlier, M. Nowack, P. Felber, and C. Fetzer, Optimizing hybrid transactional memory, Proceedings of the 23rd ACM symposium on Parallelism in algorithms and architectures, SPAA '11, pp.53-64, 2011.
DOI : 10.1145/1989493.1989501